Abstract
Introduction
Multiplication is an intrinsically slow operation since a large number of partial products have to be added in order to obtain the final result. The most common techniques to speedup multiplication aim at reducing the number of partial products to decrease the execution time. This may be achieved by encoding the multiplier [4] , or by using parallel counters [ 101. The algorithm proposed in this paper has an implementation inspired by [7] but, unlike [7] , it has a data-dependent execution time.
The idea of datapaths with variable execution time has already been applied to the realization of several arithmetic operations such as division and square root [18, 91, addition [ l l , 151 and multiplication [13] , while a general method for synthesizing variable-delay pipelined datapaths has been described in [3] . For example the multiplier described in [13] is a bidimensional array of full adders with two possible delays. What determines the delay of a row of the array is the corresponding bit of the multiplier.
This design approach limits the implementation only to radix-2 arrays.
The data-dependent computation times are determined by a speculation function as proposed in [9] . However, in this case it is not necessary the retiming of the algorithm in order to perform speculation and error detection and correction in parallel. In addition, unlike [13] the architecture described in this paper does not need an adder at the last stage, since digits are generated in redundant form starting from the most significant ones and conversion into non-redundant form may be performed on-theSynchronization is achieved by means of a dual-rail encoding of the data bits [6] . This implies the use of differential logic. We choose to implement the basic cells using CPL gates [2] . The use of complementary pass-transistor gates is particularly appealing for low-power applications. Moreover, CPL can be faster than conventional CMOS logic. Nevertheless, the reduced output voltage swing requires the use of buffers to obtain a full-swing output voltage. In addition the complementary output necessary to implement the dual-rail protocol requires extra transistors and leads to a larger area occupation when compared with standard CMOS. Like [7] , the proposed multiplication scheme is based on a triangular array of counters with a variable delay. The variable execution time is obtained by making the computation to be data-dependent. Data dependency is obtained by means of a speculation function that tries to predict the result by assimilating a reduced number of input bits. This leads to a faster execution time. However, since the output of a counter is a speculation, it may be wrong and a correction of the result may be necessary. What makes the proposed approach better than other similar implementations is that, in our case, prediction and error detection and correction run in parallel and since the error-detection function is faster than the speculation function we may activate the correction phase before the speculated value is issued. As a consequence, in case of prediction error the correction logic does not introduce any overhead in the execution time. This leads to high speedups compared to other implementations. The rest of the paper is organized as follows: in Section 2 we describe the implementation of a standard multiplier based on parallel counters and outline the differences between this standard implementation and the proposed multiplication scheme. Section 3 deals with the implementation details. Section 4 compares our design with other synchronous and asynchronous designs. Finally, in Section 5 we draw up some conclusions.
Design of Array-Multipliers Based on Parallel Counters
In this section we deal with a multiplication scheme based on parallel counters. The use of counters or compressors permits to decrease the execution time of a multiplication since the over2 all number of partial products to be added is reduced. We first describe the general architecture of an array-multiplier based on parallel counters and implementing the Baugh-Wooley algorithm. Next we will deal with the design approach we propose to achieve data-dependent computation times. Hence, we will introduce the performance metrics used to evaluate the design and focus our attention on some important design issues as well as on the design of counters with variable execution time. Figure 1 shows the architecture of a 8 x 8 multiplier [7] [l] . The array topology is triangular so that the most and the least significant halves of the product can be computed in parallel. The most significant digits pt's of the result are generated in redundant carry-save form and fed into the onthe-fly conversion (OTFC) unit that operates in parallel with the multiplier. The OTFC unit converts the result from redundant into conventional representation [ 121. The dashed line separates the variable-delay part of the multiplier from the interface logic to the OTFC unit and from the logic that generates the least significant part of the result. Each element of the array is an ( m , n ) parallel counter [lo] , that is an arithmetic circuit whose inputs are m bits of ,5] , that must be convertedon-the-fly into a non-redundant radix-4 digit. The OTFC algorithm is described in detail in [8] and is derived from the one described in [7] .
Basic Multiplication Scheme

Area and Time Performance Criteria
The designs are implemented using a set of full-custom CMOS CPL cells. Delays and areas are represented as multiples of the delay and area of a two-input XOR-XNOR gate. To make simulation realistic, parasitic resistances and capacitances were extracted and worst-case RC load due to wiring was estimated by assuming a draft layout plan [14] . Routing area was estimated as well by assuming a pitch of 5A between two adjacent METAL I wires and taking into account that a wire width is 2X.
Achieving Data-Dependent Delays
We propose a multiplier that produces a result with a telescopic delay [3] . Data 2. obtain a fast and simple implementation.
Unfortunately these requirements are mutually exclusive, that is, the higher the number of correct predictions, the more complex
; 2 4 the prediction function is. As a consequence a tradeoff between number of correct predictions and hardware complexity must be found. In [8] it has been demonstrated that, by assuming a uniform distribution of the operands, the probability P ( y r = 0) for the counters of the first and second row of the 8 x 8 multiplier of Figure 1 is the one reported in Table 1 . According to these
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Variable-Delay Counters
Figure 2 depicts a possible realization of a (5,3) counter. This realization is not the one used in this paper. It is explained to ease the description of the actual approach. In this scheme, that reminds a conditional sum adder [16] , all the possible sum values are computed in parallel using bits y4, y3! y2, whereas bits yl and yo are used to select the correct value. The proposed scheme is Since this class of counter exhibits a variable-delay behaviour we call it variable-delay counter (VDC).
Boolean Relations for Fast Prediction
Let us consider the case of a ( 5 , 3 ) VDC. Prediction is carried out by function FP(y4, y3, y2) = E:=, y; + a, where U = a(y4, y3, y2) is a function that returns an integer value such that U E [0, 11. This means that for every combination of (y4, y3, yz) we may choose between two predictable values, namely, we may choose to associate to F P ( y 4 , y3,y2) either Er=? y; or Er=, yi + 1, this may be specified by using Boolean relations [5] . Boolean relations allow a higher degree of freedom during the synthesis since they permit to associate to each combination of the input variables of a boolean function f several valid output values. Among all the possible output values the one that produces the f with the simplest implementation is chosen. However a "classical" approach to prediction and correction, like in [9] does not produce great improvements of the average execution time, since only a value at a time is predicted and the rate of correct predictions may be not sufficiently high. But if we anticipate the computation of the value not predicted by F P by means of other functions that work in parallel, two predictable values at a time will be avalaible. This will result in a higher rate of correctpredictions and hence in a smaller average delay of the counter. This task is camed out by functions FP1(y4, y3,. y2) = E:=, yi + U -1 3. the number 2 (~2 -01) of functions F,P's.
Finally, Figure 2 shows the truth table of the prediction function. The central column reports the output specification using boolean relations, whereas the rightmost one shows the selection performed by the boolean relation solver [ According to these considerations, we deduce that a ( 5 , 3 ) VDC performs the following selection:
Architecture
From equation (1) and Figure 3 we deduce that bits y l , yo and U permit to switch between two different delays: a short delay in case of correct prediction, and a long delay in case of wrong prediction. Table 3 shows the boolean equations of a (5,3) VDC.
The equations of all the designed VDCs may be found in [8]. 
Implementation
We have designed a radix-4 array for multiplication. All the basic processing elements are implemented using elementary CPL gates [2] since they are faster and less power consuming than standard CMOS logic. The designed gates have been modified to permit using a 0.8pm and modified to permit the precharge of the output nodes. The whole design has been simulated using HSPICE. Prediction functions have been synthesized using Boolean relations [ 171, in order to produce a minimum cost function. In [SI we also prove that the designed cells have a monotonic behaviour. This is crucial to assure the correctness of the dual-rail protocol [6] .
To give technology-independent estimations, delays and areas are normalized with respect worst-case delay and area of an unloaded XOR-XNOR gate. Area estimations take into account the area due to interconnections among the cells. It must be also pointed out that the proposed scheme, as well as the one described in [7] , produces the most significant half of the result in redundant carry-save form. Hence the result is converted on-the-fly into non-redundant form as described in [8].
Synchronization and Timing
Figure4 shows a sketch of implementation. In Figure 5 is reported the four-phase handshake protocol of the proposed multiplication scheme as well as its reset time (2txoR). As long as the input operands are not valid, the circuit is held in the precharge state, forcing the outputs of all the VDCs to logical "0'. When the operands are valid the PIE' signal goes down and the circuit enters the evaluation phase. The completion detection logic (whose operation is described in section 3.2) forces RDY high, as soon Table. CARRY-SAVE Figure 4 . Sketch of Implementation.
as a valid result has been produced. RDY goes down when the input operands are no longer valid, that is when the circuit is forced in the precharge state by PIE' going high. To generate a correct RDY signal efficiently and using a reduced amount of hardware resources, the carry-save array and the OTFC must be synchronized. To achieve this we exploit the fact that the carrysave array generates the result digits sequentially from the most to the least significant one. As a consequence we may delay the last stage of the OTFC unit keeping it precharged, until the least significant digit is valid. All the implementation details may be found in [8] . 
Completion Detection
To detect the end of a multiplication we have to detect the end of the conversion into non-redundant form. This is done using a completion detection scheme based on the one proposed in [15] and depicted in Figure 6 . In the precharge phase the RDY output is set to "0" and, since the differential outputs m ; and mi of the OTFC are NORed, all the n-mos pull-downs conduct, keeping the output low. In the evaluation phase, as soon as the last differential output is valid, all the pull-downs will be disabled and the p-mos pull-up will push the RDY output at logical "1". The extra latency introduced by the completion detection logic is only t X O R , ~X O R being the delay of a XOR gate.
Extension to Higher Radices
Along this paper we have dealt exclusively with (5,3)-VDCs as basic processing elements of multiplicative arrays of several sizes.
However the proposed design approach may be extended to higher radices.
[8] reports also the booleanequations for (6,3) and (7, 3) VDCs used to implement radix-8 and radix-16 multipliers. We must remark that, in the proposed multiplication scheme, each row of the carry-save array that computes the least significant half of the result must generate log, T bits in carry-assimilated form. This task is performed by a fast carry-propagation adder. For high values of the radix T , the latency introduced by the adder may be critical, restricting our design methodology to radices not bigger than 16. 
Comparisons
We will compare the designs both in terms of delay and in terms of area, even if the implementation described in [13] does not require any supplementary hardware for the on-the-fly conversion as it is done in [7] and in the multiplication scheme presented in this paper. In fact, the use of an OTFC unit requires extra area respect to a design like [13] that uses an adder at the final stage of the array. In order to give coherent estimations, all the designs have been implemented using the same technology and CPL gates.
For the same reason we will limit our analysis to the radix-4 case, that is the case of the multiplication scheme of [7] . On the other hand, although the implementation proposed in [13] is a radix-2 scheme we will compare our design all the same, since with our approach is impossible to synthesize data-dependent counters smaller than (4,3) whereas the approach described in [ 131 is only suitable for radix-2 arrays. Delays and areas will be expressed as multiples of the delay and area of a two-input XOR-XNOR gates.
The average delays of the asynchronous implementations have been computed by simulating lo4 multiplications with randomlygenerated operands and assuming a uniform distribution.
Delay Estimation
The proposed multiplication scheme has a delay A V D C M (where 
Area Estimation
In this section we evaluate the area occupation of both the OTFC unit and the multiplying array. Table 5 shows the overall areas of the implemented multiplication schemes obtained considering the areas of the array for partial products generation, the array of basic processing elements and the conversion unit or the final adder in case of [I 31. Areas are expressedas multiples of the area of a XOR-XNOR gate.
Conclusions
Variable-delay counters (VDCs) are the basis for the design of the asynchronous multiplier presented in this paper. The tradeoff between prediction accuracy and calculation speed has been explored by using Boolean relations for the specification and minimization of the behaviour of VDCs. This has resulted in a novel design that for the first time, to the knowledge of the authors, outperforms the efficiency of synchronous multipliers. Counters are highly used in arithmetic circuits. We think we have only presented one possible application and that the use of variable-delay building blocks and the exploration of implementations by means of Boolean relations can be combined in many other areas that may benefit from the average-case performance offered by asynchronous circuits.
